ATHENa – Automated Tool for Hardware EvaluatioN: Toward Fair and Comprehensive Benchmarking of Cryptographic Algorithms using FPGAs
نویسندگان
چکیده
In this talk, we will introduce an open-source en vironment, called ATHENa for fair, comprehensive, automated, and collaborative hardware benchmarking of cryptographic al gorithms. We believe that this environment is very suitable for use in evaluation of hardware performance of SHA-3 candidates from the point of view of speed, resource utilization, cost, power consumption, etc. At this point, the environment supports the evaluation using several families of Field Programmable Gate Arrays (FPGAs) from two major vendors, Xilinx and Altera. The environment is accompanied by a comprehensive website and database of results. We encourage all FPGA benchmarking teams to use our environment in their evaluations of SHA-3 candidates, and share their results, constraint files, testbenches, test vectors, and possibly even source codes using our web site. All results will be displayed in the form of the web based interactive tables permitting searching, filtering, ranking, and organizing multiple sets of data from various groups. All results pertaining to the comparison of the SHA-3 candidates, collected by the time of the conference, will be summarized and highlighted in our talk. This way, the presented ranking of Round 2 SHA-3 candidates will be based on the best results available for each candidate, rather than results obtained by a single group. In the future, in collaboration with other groups, we are planning to extend our database of results to cover the results for ASIC and software implementations, and allow the comparison of selected universal performance measures, such as maximum throughput, across multiple technologies.
منابع مشابه
Athena - Automated Tool for Hardware Evaluation: Software Environment for Fair and Comprehensive Performance Evaluation of Cryptographic Hardware Using Fpgas
ATHENA AUTOMATED TOOL FOR HARDWARE EVALUATION: SOFTWARE ENVIRONMENT FOR FAIR AND COMPREHENSIVE PERFORMANCE EVALUATION OF CRYPTOGRAPHIC HARDWARE USING FPGAS Venkata Amirineni, MS George Mason University, 2010 Thesis Director: Dr. Kris Gaj Fair comparison of the hardware efficiency of cryptographic algorithms, modeled in Hardware Description Languages and implemented using FPGAs, is a complex tas...
متن کاملDesign of cybernetic metamodel of cryptographic algorithms and ranking of its supporting components using ELECTRE III method
Nowadays, achieving desirable and stable security in networks with national and organizational scope and even in sensitive information systems, should be based on a systematic and comprehensive method and should be done step by step. Cryptography is the most important mechanism for securing information. a cryptographic system consists of three main components: cryptographic algorithms, cryptogr...
متن کاملDifferential Power Analysis: A Serious Threat to FPGA Security
Differential Power Analysis (DPA) implies measuring the supply current of a cipher-circuit in an attempt to uncover part of a cipher key. Cryptographic security gets compromised if the current waveforms obtained correlate with those from a hypothetical power model of the circuit. As FPGAs are becoming integral parts of embedded systems and increasingly popular for cryptographic applications and...
متن کاملFair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs
Performance in hardware has been demonstrated to be an important factor in the evaluation of candidates for cryptographic standards. Up to now, no consensus exists on how such an evaluation should be performed in order to make it fair, transparent, practical, and acceptable for the majority of the cryptographic community. In this paper, we formulate a proposal for a fair and comprehensive evalu...
متن کاملHardware Benchmarking of Cryptographic Algorithms Using High-Level Synthesis Tools: The SHA-3 Contest Case Study
The growing number of candidates competing in the cryptographic contests, such as SHA-3, makes the hardware performance evaluation extremely time consuming, tedious, and imprecise, especially in the early stages of the competitions. The main difficulties include the long time necessary to develop and verify HDL (hardware description language) codes of all candidates, and the need of developing ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2010